The Compression Cache: Using On-line Compression to Extend Physical Memory
نویسنده
چکیده
This paper describes a method for trading oo computation for disk or network I/O by using less expensive on-line compression. By using some memory to store data in compressed format, it may be possible to t the working set of one or more large applications in relatively small memory. For working sets that are too large to t in memory even when compressed, compression still provides a beneet by reducing bandwidth and space requirements. Overall, the eeectiveness of this compression cache depends on application behavior and the relative costs of compression and I/O. Measurements using Sprite on a DECstation 1 5000/200 workstation with a local disk indicate that some memory-intensive applications running with a compression cache can run two to three times faster than on an unmodiied system. Better speedups would be expected in a system with a greater disparity between the speed of its processor and the bandwidth to its backing store.
منابع مشابه
Code Compression Algorithm for High Performance Microprocessor by Using Verilog
Modern processors use two or more levels of cache memories to bridge the rising disparity between processor and memory speeds. Microprocessor designers have been torn between tight constraints on the amount of onchip cache memory and the high latency of off-chip memory, such as dynamic random access memory. Accessing off-chip memory generally takes an order of magnitude more time than accessing...
متن کاملCode Compression Algorithm for High Performance Micro Processor
Modern processors use two or more levels of cache memories to bridge the rising disparity between processor and memory speeds. Microprocessor designers have been torn between tight constraints on the amount of on-chip cache memory and the high latency of off-chip memory, such as dynamic random access memory. Accessing off-chip memory generally takes an order of magnitude more time than accessin...
متن کاملFrequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches
With the widening gap between processor and memory speeds, memory system designers may find cache compression beneficial to increase cache capacity and reduce off-chip bandwidth. Most hardware compression algorithms fall into the dictionary-based category, which depend on building a dictionary and using its entries to encode repeated data values. Such algorithms are effective in compressing lar...
متن کاملPerformance Analysis of On-Chip Cache and Main Memory Compression Systems for High-End Parallel Computers
Cache and memory compression systems have been developed for improving memory system performance of high-performance parallel computers. Cache compression systems can reduce onchip cache miss rate and off-chip memory traffic by storing and transferring cache lines in compressed form, while memory compression systems can expand main memory capacity by storing memory pages in compressed form. How...
متن کاملImplementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey
Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...
متن کامل